

IN THE CLAIMS:

Please cancel claims 15-18 and 35-57 without prejudice.

Please add the following new claims:

- 1        58.    In a computer system comprising a master device and at least one  
2 memory device, a bus system for transmitting memory requests to the memory  
3 device comprising:  
4        a plurality of bus lines for transmission of memory requests;  
5        a packet comprising a memory request for transmission across the bus  
6 lines, said packet comprising;  
7        a first word comprising;  
8                start information indicating the start of the packet,  
9                a first portion of lower order memory address bits comprising  
10                information to perform page mode memory access, and  
11                a first portion of op code information; and  
12                a second word comprising;  
13                a second and third portion of op code information,  
14                wherein an op code for page mode accesses can be detected  
15                from the first, second and third portions of op code  
16                information, and  
17                a second portion of the lower order memory address  
18                bits;  
19        wherein page mode accesses can be performed after transmission of  
20 the second word packet.

1        59.    The bus system as set forth in Claims 58 wherein said start  
2 information is located at a predetermined location in the first word of the packet,  
3 said system further comprising;

4                means for monitoring the predetermined location in each word  
5        during transmission of subsequent words of the packet for information  
6        other than the start of the packet; and

7                means for detecting a collision if information occurs at the  
8        predetermined location in subsequent words of the packet, said  
9        information occurring due to the start information of a second packet  
10       overlapping the first packet.

1        60.    The bus system as set forth in Claim 59, wherein said packet further  
2 comprises a code identifying the device transmitting the packet, said means for  
3 detecting a collision further comprising means for detecting the code to  
4 determine whether the code is valid, an invalid code resulting from a collision  
5 of packets.

1        61.    The bus system as set forth in Claim 58, wherein said packet further  
2 comprises count information indicating the number of bytes of memory to be  
3 transmitted across the bus lines during the memory transaction requested.

1        62.    The bus system as set forth in Claim 61, wherein said data is  
2 transmitted in a multiple byte block format, said system further comprising:  
3                means for generating a first mask for the first multiple byte block of the  
4        data to be transmitted, said mask indicating the bytes of the multiple byte block  
5        which are part of the memory operation requested; and

1           63.    The bus system as set forth in Claim 62, wherein data is transmitted  
2   in 4 byte blocks, the first mask is generated from the two least significant bits of  
3   the address bits and the second mask is generated from the two least significant  
4   bits of the count information.

1           64.    The bus system as set forth in Claim 62, further comprising a first  
2   and second lookup table comprising mask patterns, said masks generated by  
3   performing a table lookup respectively using the address bits and the count  
4   information.

1           65.    The bus system as set forth in Claim 58, further comprising a  
2   summing means for summing the two least significant address bits and internal  
3   byte count to produce an overflow value and count information, said overflow  
4   information indicating that although the size of the data of the memory request  
5   is less than the maximum number of bytes allowed in the memory operation,  
6   the granularity of the multiple byte block format transmitted across the bus  
7   prohibits the transaction and the request should be separated into to separate  
8   memory requests.